

CLAIMS

What is claimed is:

- 5 1. A method for fabricating a mask read-only-memory with diode cells, comprising:
 - providing a semiconductor substrate;
 - forming a buried diffusion layer with a first conductivity in the top portion of said semiconductor substrate;
 - 10 forming a plurality of shallow trench isolation regions in said semiconductor substrate and then making said buried diffusion layer to a plurality of bit lines;
 - forming an interlayer dielectric layer over said buried diffusion layer and said shallow trench isolation regions;
 - 15 forming a photoresist layer with a mask read-only-memory code pattern on said interlayer dielectric layer;
 - performing an anisotropic etching process to form openings in said interlayer dielectric layer unto the exposed regions of said buried diffusion layer using said photoresist layer as an etching mask;
 - 20 removing said photoresist layer;
 - performing ion implantation to form a diffusion region with a second conductivity opposite to said first conductivity in each of said exposed regions of said buried diffusion layer;
 - forming a contact plug in each said opening unto said diffusion region; and
 - 25 forming a conductive layer on said interlayer dielectric layer for serving as word lines.
- 30 2. The method of claim 1, wherein said semiconductor substrate is selected from a group consisting of silicon substrate, germanium substrate and germanium arsenic substrate.

3. The method of claim 1, wherein said first conductivity is either of N type conductivity and P type conductivity.

4. The method of claim 1, wherein said interlayer dielectric layer
5 comprises silicon dioxide formed by a chemical vapor deposition method.

5. The method of claim 1, wherein said interlayer dielectric layer
comprises PSG (phosphosilicate glass) formed by a plasma enhanced
10 chemical vapor deposition method with reaction gases of SiH_4 , N_2O and PH_3 .

6. The method of claim 1, wherein said interlayer dielectric layer
comprises BPSG (borophosphosilicate glass) formed by a plasma
15 enhanced chemical vapor deposition method with reaction gases of
TEOS (tetra-ethyl-ortho-silicate), O_3 , TEB (tri-ethyl-borate) and TMPO
(tri-methyl-phosphate) at a temperature of about $400\sim 500^\circ\text{C}$ and under
a pressure of about 10 torr.

20 7. The method of claim 1, wherein said interlayer dielectric layer
comprises silicon nitride formed by a low pressure chemical vapor
deposition method with reaction gases of SiH_2Cl_2 and NH_3 at a
temperature of about $700\sim 800^\circ\text{C}$.

25 8. The method of claim 1, wherein said interlayer dielectric layer
comprises silicon oxynitride formed by a plasma enhanced chemical
vapor deposition method with reaction gases of SiH_4 , N_2O and N_2 .

9. The method of claim 1, wherein said contact plug comprises
30 tungsten formed by a low pressure chemical vapor deposition method
with reaction gases of WF_6 and SiH_4 at a temperature of about $300\sim 550^\circ\text{C}$
and under a pressure of about 1~100 torr.

10. The method of claim 1, wherein said conductive layer comprises polysilicon formed by a low pressure chemical vapor deposition method with a reaction gas of SiH_4 at a temperature of about
5 600~650°C and under a pressure of about 0.3~0.6 torr.

11. A method for fabricating a mask read-only-memory with diode cells, comprising:

- providing a semiconductor substrate;
- 10 forming a buried diffusion layer with a first conductivity in the top portion of said semiconductor substrate for serving as bit lines;
- forming a doped conductive layer with said first conductivity on said buried diffusion layer, wherein the dopant concentration of said doped conductive layer is lighter than that of said buried diffusion
15 region;
- forming a plurality of shallow trench isolation regions in said semiconductor substrate;
- forming an interlayer dielectric layer over said doped conductive layer and said shallow trench isolation regions;
- 20 forming a photoresist layer with a mask read-only-memory code pattern on said interlayer dielectric layer;
- performing an anisotropic etching process to form openings in said interlayer dielectric layer unto the exposed regions of said doped conductive layer using said photoresist layer as an etching mask;
- 25 removing said photoresist layer;
- performing ion implantation to form a diffusion region with a second conductivity opposite to said first conductivity in each of said exposed regions of said doped conductive layer;
- forming a contact plug in each of said openings unto said
30 diffusion region; and
- forming a conductive layer on said interlayer dielectric layer for serving as word lines.

12. The method of claim 11, wherein said first conductivity is either of N type conductivity and P type conductivity.

5 13. The method of claim 11, wherein said doped conductive layer comprises doped polysilicon formed by an in-situ doped low pressure chemical vapor deposition method with a reaction gas of SiH_4 and a dopant source of PH_3 at a temperature of about $600\sim 650^\circ\text{C}$ and under a pressure of about $0.3\sim 0.6$ torr.

10 14. The method of claim 11, wherein said interlayer dielectric layer comprises silicon dioxide formed by a chemical vapor deposition method.

15 15. The method of claim 11, wherein said interlayer dielectric layer comprises PSG (phosphosilicate glass) formed by a plasma enhanced chemical vapor deposition method with reaction gases of SiH_4 , N_2O and PH_3 .

20 16. The method of claim 11, wherein said interlayer dielectric layer comprises BPSG (borophosphosilicate glass) formed by a plasma enhanced chemical vapor deposition method with reaction gases of TEOS (tetra-ethyl-ortho-silicate), O_3 , TEB (tri-ethyl-borate) and TMPO (tri-methyl-phosphate) at a temperature of about $400\sim 500^\circ\text{C}$ and under
25 a pressure of about 10 torr.

17. The method of claim 11, wherein said interlayer dielectric layer comprises silicon nitride formed by a low pressure chemical vapor deposition method with reaction gases of SiH_2Cl_2 and NH_3 at a
30 temperature of about $700\sim 800^\circ\text{C}$.

18. The method of claim 11, wherein said interlayer dielectric

layer comprises silicon oxynitride formed by a plasma enhanced chemical vapor deposition method with reaction gases of SiH_4 , N_2O and N_2 .

5 19. The method of claim 11, wherein said contact plug comprises tungsten formed by a low pressure chemical vapor deposition method with reaction gases of WF_6 and SiH_4 at a temperature of about 300~550 °C and under a pressure of about 1~100 torr.

10 20. The method of claim 11, wherein said conductive layer comprises polysilicon formed by a low pressure chemical vapor deposition method with a reaction gas of SiH_4 at a temperature of about 600~650°C and under a pressure of about 0.3~0.6 torr.